

512K Word By 8 Bit

CS18LV40963

## **Revision History**

Rev. No.	<u>History</u>	<u>Issue Date</u>
2.0	Initial issue with new naming rule	Jan.26, 2005
2.1	Add a new 32L WSON -8x8mm package	Aug.12, 2005



512K Word By 8 Bit

CS18LV40963

#### ■ GENERAL DESCRIPTION

The CS18LV40963 is a high performance, high speed, and super low power CMOS Static Random Access Memory organized as 524,288 words by 8 bits and operates from a wide range of 2.7 to 3.6V supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.50uA and maximum access time of 55/70ns in 3.0V operation. Easy memory expansion is provided by an active LOW chip enable (/CE) and active LOW output enable (/OE) and three-state output drivers.

The CS18LV40963 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The CS18LV40963 is available in JEDEC standard 32-pin sTSOP 1 -8x13.4 mm, TSOP 1 -8x20mm, TSOP 2 -400mil, SOP -450 mil and WSON -8x8mm packages.

#### **■ FEATURES**

➤ Low operation voltage : 2.7 ~ 3.6V

Ultra low power consumption : 3mA@1MHz (Max.) operating current

0.50 uA (Typ.) CMOS standby current

- High speed access time: 55/70ns (Max.) at Vcc = 3.0V.
- Automatic power down when chip is deselected.
- Three state outputs and TTL compatible
- Data retention supply voltage as low as 1.5V.
- Easy expansion with /CE and /OE options.

## **■** Product Family

Product Family	Operating Temp	Standby (Typ. ) (Vcc = 3.0V)	Vcc. Range	Speed (ns)	Package Type
					32L SOP
	0~70°C	0.50 uA			32L STSOP 1
CS18LV40963			07.06	<i>EE</i> /70	32L TSOP 1
CS16LV40903			2.7~3.6	55/70	32L TSOP 2
	-40~85°C	1.0 uA			32L WSON
					Dice







512K Word By 8 Bit


CS18LV40963

#### PIN CONFIGURATIONS





#### **■ FUNCTIONAL BLOCK DIAGRAM**





512K Word By 8 Bit

CS18LV40963

#### **■ PIN DESCRIPTIONS**

	Type	Function			
Name					
A0 – A18	Input	Address inputs for selecting one of the 524,288 x 8 bit words in the RAM			
		/CE is active LOW. Chip enables must be active when data read from or			
/CE	Innut	write to the device. If either chip enable is not active, the device is			
/CE	Input	deselected and in a standby power down mode. The DQ pins will be in			
		high impedance state when the device is deselected.			
		The Write enable input is active LOW. It controls read and write			
/WE	Input	operations. With the chip selected, when /WE is HIGH and /OE is LOW,			
/VVE Imput		output data will be present on the DQ pins, when /WE is LOW, the data			
		present on the DQ pins will be written into the selected memory location.			
		The output enable input is active LOW. If the output enable is active			
/OE	Input	while the chip is selected and the write enable is inactive, data will be			
/OE	iliput	present on the DQ pins and they will be enabled. The DQ pins will be in			
		the high impedance state when /OE is inactive.			
DO0- DO7	I/O	These 8 bi-directional ports are used to read data from or write data into			
DQ0~DQ7	1/0	the RAM.			
Vcc	Power	Power Supply			
Gnd	Power	Ground			
NC		No connection			

#### **■ TRUTH TABLE**

MODE	/CE	/WE	/OE	DQ0~7	Vcc Current
Standby	Н	X	X	High Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disabled	L	Н	Н	High Z	I <sub>CC</sub>
Read	L	Н	L	D <sub>OUT</sub>	I <sub>CC</sub>
Write	L	L	Х	D <sub>IN</sub>	I <sub>CC</sub>



512K Word By 8 Bit

CS18LV40963

#### ■ ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Parameter	Rating	Unit
$V_{TERM}$	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	٧
T <sub>BIAS</sub>	Temperature Under Bias	-40 to +125	οС
T <sub>STG</sub>	Storage Temperature	-60 to +150	οС
P <sub>T</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	DC Output Current	30	mA

1.Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### ■ OPERATING RANGE

Range	Ambient Temperature	Vcc
Commercial	0~70°C 2.7V ~ 3.6V	
Industrial	-40~85°C	2.7V ~ 3.6V

- 1. Overshoot : Vcc +2.0V in case of pulse width  $\leq$ 20ns.
- 2. Undershoot : 2.0V in case of pulse width  $\leq$  20ns.
- 3. Overshoot and undershoot are sampled, not 100% tested.

## ■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	MAX.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =0V	6	pF
C <sub>DQ</sub>	Input/Output Capacitance	V <sub>I/O</sub> =0V	8	pF

1. This parameter is guaranteed and not tested.



#### 512K Word By 8 Bit

## CS18LV40963

#### ■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.0V)

Parameter Name	Parameter	Test Conduction	MIN	TYP <sup>(1)</sup>	MAX	Unit
V <sub>IL</sub>	Guaranteed Input Low Voltage <sup>(2)</sup>		-0.5		0.8	V
V <sub>IH</sub>	Guaranteed Input High Voltage (2)		2.0		Vcc+0.2	٧
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> =MAX, V <sub>IN</sub> =0 to V <sub>CC</sub>	-1		1	uA
I <sub>OL</sub>	Output Leakage Current	$V_{CC}$ =MAX, /CE= $V_{IN}$ , or /OE= $V_{IN}$ , $V_{IO}$ =0V to $V_{CC}$	-1		1	uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> =MAX, I <sub>OL</sub> = 2mA			0.4	٧
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> =MIN, I <sub>OH</sub> = -1mA	2.4			٧
Icc	Operating Power Supply Current	/CE=V <sub>IL</sub> , I <sub>DQ</sub> =0mA, F=F <sub>MAX</sub> <sup>(3)</sup>			30	mA
I <sub>CCSB</sub>	Standby Supply - TTL	/CE=V <sub>IH</sub> , I <sub>DQ</sub> =0mA,			1	mA
I <sub>CCSB1</sub>	Standby Current -CMOS	/CE $\ge$ V <sub>CC</sub> -0.2V, V <sub>IN</sub> $\ge$ V <sub>CC</sub> -0.2V or V <sub>IN</sub> $\le$ 0.2V		0.5	5	uA

- 1. Typical characteristics are at  $TA = 25^{\circ}C$ .
- 2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.
- 3. Fmax =  $1/t_{RC}$ .

#### ■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

Parameter Name	Parameter	Test Conduction	MIN	TYP	MAX	Unit
V	V <sub>CC</sub> for Data Retention	/CE≧V <sub>CC</sub> -0.2V,	1 5			<b>\</b>
$V_{DR}$		$V_{\text{IN}} {\ge} V_{\text{CC}} {-} 0.2 V$ or $V_{\text{IN}} {\le} 0.2 V$	1.5			V
1	Data Retention Current	/CE≧V <sub>CC</sub> -0.2V, V <sub>CC=</sub> 1.5V		0.3	2	
ICCDR		$V_{IN}{\ge}V_{CC}$ -0.2V or $V_{IN}{\le}0.2V$		0.5	2	uA
Т	Chip Deselect to Data		0			2
$T_{CDR}$	Retention Time	See Retention Waveform	U			ns
4	Operation Recovery	See Retention wavelonii	t (1)			20
t <sub>R</sub>	Time		<b>t</b> <sub>RC</sub> (1)			ns


1. Read Cycle Time.



512K Word By 8 Bit

CS18LV40963

#### ■ LOW Vcc DATA RETENTION WAVEFORM (/CE Controlled)




#### ■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V		
Input Rise and Fall Times	5ns		
Input and Output Timing	0.5Vcc		
Reference Level	0.0 7 00		
Output Load	See FIGURE 1A		
Output Load	and 1B		

#### ■ KEY TO SWITCHING WAVEFORMS

WAVEFORMS	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE ANY CHANGE PERMITTED	CHANGE STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE OFF STATE

#### ■ AC TEST LOADS AND WAVEFORMS





512K Word By 8 Bit


CS18LV40963

## ■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.3V) < READ CYCLE >


JEDEC	Parameter	Description	55		-70		Unit
Parameter	Name		MIN	MAX	MIN	MAX	
Name			'				
t <sub>AVAX</sub>	t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time		55		70	ns
t <sub>ELQV</sub>	tco	Chip Select Access Time (/CE)		55		70	ns
t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Output Valid		25		35	ns
t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Select to Output Low Z (/CE)	10		10		ns
t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output in Low Z	5		5		ns
t <sub>EHQZ</sub>	t <sub>CHZ</sub>	Chip Deselect to Output in High Z	0	20	0	25	ns
		(/CE)					
t <sub>GHQZ</sub>	t <sub>OHZ</sub>	Output Disable to Output in High Z	0	20	0	25	ns
t <sub>AXOX</sub>	t <sub>OH</sub>	Out Disable to Address Change	10		10		ns

## ■ SWITCHING WAVEFORMS (READ CYCLE)

#### READ CYCLE 1.



#### READ CYCLE 2.



# CHIPLUS

## High Speed Super Low Power SRAM

#### 512K Word By 8 Bit

CS18LV40963

#### **NOTES:**

- **1.**  $t_{HZ}$  and  $t_{OHZ}$  are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- **2.** At any given temperature and voltage condition,  $t_{HZ}(Max.)$  is less than  $t_{LZ}(Min.)$  both for a given device and from device to device interconnection.

# ■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.3V) < WRITE CYCLE >


JEDEC Parameter		Description	5	5	-7	Unit	
Parameter Name	Name		MIN	MAX	MIN	MAX	
t <sub>AVAX</sub>	t <sub>wc</sub>	Write Cycle Time	55		70		ns
t <sub>E1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	45		60		ns
t <sub>AVWL</sub>	t <sub>AS</sub>	Address Setup Time	0		0		ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to End of Write	45		60		ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Pulse Width	40		50		ns
t <sub>WHAX</sub>	t <sub>WR</sub>	Write Recovery Time (/CE, /WE)	0		0		ns
t <sub>WLQZ</sub>	t <sub>WHZ</sub>	Write to Output in High Z		20		20	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	25		30		ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Data Hold from Write Time	0		0		ns
t <sub>whox</sub>	t <sub>ow</sub>	End of Write to Output Active	5		5		ns

512K Word By 8 Bit


CS18LV40963

## ■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE 1. (/WE controlled)



#### WRITE CYCLE 2. (/CE Controlled)






512K Word By 8 Bit

CS18LV40963

#### **NOTES:**

- 1. A write occurs during the overlap( $t_{WP}$ ) of low /CE and low /WE. A write begins at the latest transition among /CE goes low. A write ends at the earliest transition when /CE goes high and /WE goes high. The  $t_{WP}$  is measured from the beginning of the write to the end of write.
- 2. t<sub>CW</sub> is measured from the /CE going low to end of write.
- 3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
- 4.  $t_{WR}$  is measured from the end or write to the address change.  $T_{WR}$  applied in case a write ends as /CE or /WE going high.


#### ORDER INFORMATION





Note: Package material code "R" meets ROHS


CS18LV40963


#### ■ PACKAGE DIMENSIONS - 32L SOP 450 mil












SECTION A-A

SYI	MBOL															
UNIT		Α	A1	A2	b	b1	C	c1	D	E	E1	е	L	L1	У	Θ
	Min.	2.645	0.102	2.540	0.35	0.35	0.15	0.15	20.320	11.176	13.792	1.118	0.584	1.194	ı	0°
mm	Nom.	2.821	0.229	2.680	_	ı	-	-	20.447	11.303	14.097	1.270	0.834	1.397	ı	_
	Max.	2.997	0.356	2.820	0.50	0.46	0.32	0.28	20.574	11.430	14.402	1.422	1.084	1.600	0.1	10°
	Min.	0.104	0.004	0.1000	0.014	0.014	0.006	0.006	0.800	0.440	0.543	0.044	0.023	0.047	ı	0°
inch	Nom.	0.111	0.009	0.1055	_		_	_	0.805	0.445	0.555	0.050	0.033	0.055	ı	_
	Max.	0.118	0.014	0.1110	0.020	0.018	0.012	0.011	0.810	0.450	0.567	0.056	0.043	0.063	0.004	10°



CS18LV40963

#### ■ PACKAGE DIMENSIONS: 32L STSOP 1-8x13.4mm




SY	MB□L >	A	A1	A2	b	b1	c	<b>c</b> 1	מ	F	е	HD	1		У	Θ
UNIT						.01									_	
	Min.	1.00	0.05	0.95	0.17	0.17	0.10	0.10	11.70	7.90	0.40	13.20	0.40	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	0.22	0.20	ı	-	11.80	8.00	0.50	13.40	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.27	0.23	0.21	0.16	11.90	8.10	0.60	13.60	0.70	0.90	0.1	8*
	Min.	0.0393	0.002	0.037	0.007	0.007	0.004	0.004	0.461	0.311	0.016	0.520	0.0157	0.0275	-	0*
inch	Nom.	0.0433	0.004	0.039	0.009	0.008	-	-	0.465	0.315	0.020	0.528	0.0197	0.0315	-	-
	Max.	0.0473	0.006	0.041	0.011	0.009	0.008	0.006	0.469	0.319	0.024	0.536	0.0277	0.0355	0.004	8*



CS18LV40963

#### **■ PACKAGE DIMENSIONS: 32L TSOP 1-8x20mm**




UNIT	MBOL	Α	A1	A2	þ	b1	С	<b>c</b> 1	D	E	е	HD	L	L1	у	Θ
	Min.	1.00	0.05	0.95	0.17	0.17	0.10	0.10	18.30	7.90	0.40	19.80	0.40	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	0.22	0.20	-	-	18.40	8.00	0.50	20.00	0.50	0.80	-	-
	Max.	1.20	0.15	1.05	0.27	0.23	0.21	0.16	18.50	8.10	0.60	20.20	0.70	0.90	0.1	8*
	Min.	0.0393	0.002	0.037	0.007	0.007	0.004	0.004	0.720	0.311	0.016	0.779	0.0157	0.0275	-	0°
inch	Nom.	0.0433	0.004	0.039	0.009	0.008	ı	-	0.724	0.315	0.020	0.787	0.0197	0.0315	-	1
	Max.	0.0473	0.006	0.041	0.011	0.009	0.008	0.006	0.728	0.319	0.024	0.795	0.0277	0.0355	0.004	8°



CS18LV40963

#### **■ PACKAGE DIMENSIONS: 32L TSOP 2-400mil**




1,2,	/MBOL																			
UNIT		A	A1	A2	b	b1	C	⊂1	D	E	E1	е	L	L1	L2	R	R1	ZD	Y	
	Min.	_	0.05	0.95	0.30	0.30	0.12	0.10	20.82	11.56	10.03		0.40			0.12	0.12		-	
mm	Nom.	_	0.10	1.00	_	0.40	-	0.127	20.95	11.76	10.16	1.27 bsc	0.50	0.25 bsc	0.8 ref	-	-	0.95 ref	_	
	Max.	1.20	0.15	1.05	0.52	0.45	0.21	0.16	21.08	11.96	10.29		0.60			0.25	-		0.10	
	Min.	_	0.002	0.037	0.012	0.012			0.820				0.016			0.005			-	
inch	Nom.	_	0.004	0.039	-	0.016	_	0.005	0.825	0.463	0.400	0.050 bsc	0.020	0.010 bsc	0.031 ref	-	-	0.037 ref	_	
	Max. 0.0	0.047	0.006	0.042	0.020	0.018							0.024		'	0.010	-		0.004	



CS18LV40963

#### **■ PACKAGE DIMENSIONS: 32L WSON-8x8mm**



UNIT	WBUL	Α	A1	b	С	D	D2	E	E2	ω	L	У
	Min.	0.70	0.00	0.15	0.19	7.90	5.95	7.90	5.95	ı	0.55	0.00
mm	Nom.	0.75	0.02	0.20	0.20	8.00	6.00	8.00	6.00	0.50	0.60	_
	Max.	0.80	0.05	0.25	0.25	8.10	6.05	8.10	6.05	ı	0.65	0.075